



# Block Diagram



NOTE:  
A transistor translation circuit or a level translator TXS0108EPWR provided by Texas Instruments is recommended.

| Quectel Wireless Solutions |                   |                           |
|----------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI     | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG  | SIZE<br>A2        | VER<br>1.0                |
| SHEET                      | 1 OF 13           | DATE 2020/5/21            |

# Module Interface






Note: The default functions of the module's pin 118 and 119 are W\_DISABLE and AP\_READY, respectively. When using camera function, either of the two pins can be multiplexed as I2C interface.

Note :

1. It is recommended to reserve USB upgrade test points and keep the branch traces as short as possible, and the resistors R0201 ~ R0202 should be close to the module's USB interface.
2. ADC0&ADC1 input range is 0 ~ VBAT\_BB.If the acquisition voltage exceeds VBAT\_BB. It is recommended to use voltage divider resistor input.
3. The STATUS and USB\_BOOT pins must not be pulled up until the module is successfully powered on.
4. The default functions of the module's pin 125 and 128 are SPI interface, It can also be configured as a normal GPIO interface.



## Quectel Wireless Solutions

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET<br>2 OF 13          | DATE<br>2020/5/21 |                           |



| Quectel Wireless Solutions |                   |                           |
|----------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI     | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG  | SIZE<br>A2        | VER<br>1.0                |
| SHEET                      | 3 OF 13           | DATE 2020/5/21            |

# Driver Circuit



**Note :**


- U0401 refers to the customer's controller. The module's GPIO type interface is a 1.8V voltage domain. If the U0401's GPIO is 1.8V, the related level shifting circuit is not needed.
- The module's USB can only be used as a slave device and supports USB2.0 high-speed and full-speed modes. Therefore, the host controller must support the USB host or OTG function. The module and the host controller's USB\_VBUS are used as input sources and need to be provided externally. The VBUS of the module is a USB detection function and a USB charging function, and the maximum charging current is 1A. VBUS\_CTRL is used to control the power on and off of USB\_VBUS.
- AP\_READY is used to detect the sleep state of the main controller.

| Quectel Wireless Solutions |                   |                           |
|----------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI     | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG  | SIZE<br>A2        | VER<br>1.0                |
| SHEET                      | 4 OF 13           | DATE 2020/5/21            |

# Power Design


## DC-DC Application

When the input voltage exceeds 7V, use DC-DC to convert the input voltage to 5V and generate 3.8V through the LDO.




## LDO Application

When the input voltage is lower than 7.0V, the LDO can generate 3.8V to power the module.




$V_{BAT} = (R0501/R0504+1) \times 1.24 = 3.88V$   
Note: The recommended load current is not less than 10mA.

## Supply Power for PCM Codec



- Notes :
- CODEC\_POWER\_EN must be at low level in order to ensure the normal output voltage of VDD\_3.3V. If VDD\_3.3V power supply needs to be switched off, please keep CODEC\_POWER\_EN at high level.
  - The following power-on/off sequences should be complied with to ensure the audio codec works normally.  
Power-on Sequence: power on VDD\_1V8 first, then VDD\_3.3V.  
Power-off Sequence: power off VDD\_3.3V first, then VDD\_1V8.

## VBAT Design



Notes :



- VBAT supply current must meet the rated output capacity of 2.0A.
- The VBAT trace should be connected to pins VBAT\_BB and VBAT\_RF in a star structure.
- Typical VBAT operating voltage is 3.8V.
- Capacitance is arranged in ascending order, the smallest one closes to the VBAT pad, and keep all capacitance as close to the VBAT pad as possible.

### Quectel Wireless Solutions

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET<br>5 OF 13          | DATE<br>2020/5/21 |                           |



# Analog Audio Interfaces



**Notes:**

- 10pF and 33pF capacitors are used to filter TDD noise.
- Components D0701, D0702, D0703, D0704, D0705, D0706 are used for ESD protection of MIC signal lines, and are thus strongly recommended to be reserved.
- When using an electret microphone, an external bias circuit is required.

| Quectel Wireless Solutions |                   |                           |
|----------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI     | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG  | SIZE<br>A2        | VER<br>1.0                |
| SHEET                      | 7 OF 13           | DATE 2020/5/21            |

6

5

4


3

2

1

# Antenna

## Main Antenna



Note :  
The impedance of main antenna is 50Ω.

### Quectel Wireless Solutions

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET                     | 8 OF 13           | DATE 2020/5/21            |

6

5

4

3

2

1

D

D

C

C

B


B

A


A

# LCD&Camera&Motor


## LCD



## Camera



## Motor




### Quectel Wireless Solutions


|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET<br>9 OF 13          | DATE<br>2020/5/21 |                           |

# Other Designs

## Indication Light




## SPI Connection



**Note:**

When the client has a requirement for the sleep current of the entire machine, the STATUS and NET\_STATUS indicators can be powered on. VBAT and DC\_5V are replaced with external controllable power supply and shut down when the module sleeps to reduce the sleep power consumption.


## Reserve Test Points



**Notes :**

1. Test points for both USB and debug UART interfaces are reserved for capturing logs.
2. Test points of USB interface can also be reserved for module firmware upgrade.
3. The ESD parasitic capacitance on the USB signal line should be less than 2pF.
4. The Debug UART interface level is 1.8V, and a level conversion chip is required when connecting to a 3.3V system.

## USB\_BOOT Interface




**Notes :**

1. It is strongly recommended to reserve the USB\_BOOT design.
2. USB\_BOOT is kept open by default. When it is at high level, it forces the module to enter the download mode.

### Quectel Wireless Solutions

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET                     | 100F 13           | DATE 2020/5/21            |

# Audio Codec Design (TLV320AIC3104)




**Notes:**

1. TLV320AIC3104 power-on sequence: IOVDD -> AVDD/DRVDD -> DVDD -> software initialization.
2. The RC delay circuit, which is assembled with C0612 and R0612, is used to ensure that the power on time difference between AVDD and DVDD is within 5ms.
3. The RESET pin must be driven at low level for at least 10ns after all power supplies for TLV320AIC3104 are at their specified values.
4. Attention needs to be paid to the distinction between analog and digital land.
5. Please refer to the TLV320AIC3104 device specification for more details.

**Quectel Wireless Solutions**

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET<br>110F 13          | DATE<br>2020/5/21 |                           |

# Audio Codec Design (ALC5616)




**Notes:**

1. ALC5616 power-on sequence: DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD -> MICVDD -> software initialization.
2. ALC5616 power-off sequence: close codec function by software -> MICVDD -> DBVDD/I2C pull-up power/AVDD/DACREF/CPVDD.
3. Attention needs to be paid to the distinction between analog and digital land.
4. Please refer to the ALC5616 device specification for more details.


| Quectel Wireless Solutions |                   |                           |
|----------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI     | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG  | SIZE<br>A2        | VER<br>1.0                |
| SHEET                      | 12OF 13           | DATE 2020/5/21            |

# Codec Audio Interfaces

## Handset Application (AIN/AOUT)



## Earphone Application (AIN/AOUT)



### Notes:

1. The analog output only drives earphone and headset. For larger power loads such as speakers, an audio power amplifier should be added in the design.
2. In handset application, route the MIC and SPK signal traces as differential pairs respectively.
3. In earphone application, route the MIC signal traces as differential pairs.
4. All MIC and SPK signal traces should be routed with total grounding and far away from noise such as clock and DC-DC signals, etc.
5. ALC5616 and TLV320AIC3104 cannot be used simultaneously in audio codec.

### Quectel Wireless Solutions

|                           |                   |                           |
|---------------------------|-------------------|---------------------------|
| DRAWN BY<br>Claude WEI    | PROJECT<br>EG912Y | TITLE<br>Reference Design |
| CHECKED BY<br>Tiger CHENG | SIZE<br>A2        | VER<br>1.0                |
| SHEET                     | 13OF 13           | DATE 2020/5/21            |