

FG50V

Reference Design

Wi-Fi/BT Module Series

Rev. FG50V_Reference_Design_V1.0

Date: 2019-11-15

Status: Preliminary



Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai, China 200233

Tel: +86 21 5108 6236

Email: info@quectel.com

Or our local office. For more information, please visit:

<http://www.quectel.com/support/sales.htm>

For technical support, or to report documentation errors, please visit:

<http://www.quectel.com/support/technical.htm>

Or email to: support@quectel.com

GENERAL NOTES

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

COPYRIGHT

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT ARE FORBIDDEN WITHOUT PERMISSION. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2019. All rights reserved.

About the Document

History

Revision	Date	Author	Description
1.0	2019-11-15	Jared WANG/ Felix FU	Initial

Contents

About the Document	2
Contents	3
1 Reference Design.....	4
1.1. Introduction	4
1.2. Schematics	4

1 Reference Design


1.1. Introduction

This document provides the reference design of Quectel Wi-Fi/BT module FG50V, including the FG50V and RG500Q connection diagram, power supply designs, RF designs and other interface designs.

1.2. Schematics


The schematics illustrated in the following pages are provided for your reference only.

FG50V and RG500Q Connection Diagram



Qectel Wireless Solutions		
DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET	1 OF 7	DATE 2019/11/15

FG50V Interfaces




Notes:

1. Keep all RESERVED and unused pins unconnected.
2. The impedance of the RF signal traces must be controlled as 50Ω while routing.

Quectel Wireless Solutions		
DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET 2 OF 7	DATE 2019/11/15	

Power Design (Part 1)


DC-DC Application



Note:

VDD_RF power supply of FG50V should be able to provide 2A current at least.


DC-DC Design



Quectel Wireless Solutions

DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET 3 OF 7	DATE 2019/11/15	

Power Design (Part 2)




Notes:

1. The recommended operating voltage of VDD_RF is 3.3V to 4.25V.
2. The TVS and decoupling capacitances should be placed close to the module's VDD pins.

Quectel Wireless Solutions

DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET	4 OF 7	DATE 2019/11/15

RG500Q Interfaces



Notes:


1. This is only an sketch diagram of RG500Q. For more details, please refer to *Quectel_RG500Q_Reference_Design*.
2. Keep the pin 246 (RESERVED) unconnected.

Quectel Wireless Solutions


DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET	5 OF 7	DATE 2019/11/15

RF Antenna Designs


WLAN Antenna 0



WLAN Antenna 1



Dedicated BT Antenna



Notes:


1. All RF traces (microstrip on top layer and stripline for inner layer) should be cleanly routed, typically with ground cleared above and below to allow a wider 50Ω trace.
2. To facilitate future debugging, it is recommended to add a n type matching circuit during the antenna circuit design.
3. The dedicated BT antenna circuit is reserved for future debugging, and may not be used in practical applications.

Quectel Wireless Solutions

DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET	6 OF 7	DATE 2019/11/15

Test Points

Reserved Test Points



Notes:

1. It is recommended to reserve the test points for debug UART to facilitate future debugging.
2. The power domain of debug UART is 1.8V. A voltage-level translator should be used if the power domain of customer application is 3.3V.

Quectel Wireless Solutions

DRAWN BY Jared WANG/Felix FU	PROJECT FG50V	TITLE Reference Design
CHECKED BY Oscar LIU	SIZE A2	VER 1.0
SHEET	7 OF 7	DATE 2019/11/15